CVC has the ability to simulate in either interpreted or compiled mode. Aeolus-DS supports pure Verilog simulation.ĬVC is a Verilog HDL compiled simulator. Has the most feature complete VHDL-2008 implementation and the first to offer VHDL-2019 features.Īeolus-DS is a part of Aeolus simulator which is designed to simulate mixed signal circuit. With advanced debugging capabilities, it is aimed at the verification of large FPGA and ASIC devices using advanced verification methodologies such as assertion based verification and UVM. While ActiveHDL is a low-cost product, Aldec also offers a more expensive, higher-performance simulator called "Riviera-PRO". Aldec licenses Active-HDL to Lattice Semiconductor, an FPGA vendor, and the underlying engine can be found in Lattice's design suites. Proprietary simulators List of HDL simulators in alphabetical order by name
0 kommentar(er)
